Search:
Products
» Boundary Scan Products
» Flying Probe Tester
» Functional Tester
» Device Programmer
» In-Fixture Electronics
» QA Software
 
 
ScanMaster PXI
Products » Boundary Scan

ScanMaster PXI is a powerful, high speed JTAG (IEEE 1149.1) controller designed for use in a standard PXI chassis for design verification, production test, and on-board device programming applications. Utilizing its proprietary JPXI™ bus-master with high speed cache memory behind TDI and TDO, Adaptive Clocking™ technology, and a 32-bit bus architecture, ScanMaster PXI eliminates bottlenecks to data delivery. This is critical to applications like Flash programming where large amounts of data must be processed and delivered. From the exchange of data with the host computer through to delivery of vectors to targets, ScanMaster PXI™ has been designed for high bandwidth, which enables delivery of data at speeds up to 25 Mbits/Sec.

Features:

  • High performance plug & play PXI based controller
  • JPCI™ 32-bit JTAG (IEEE 1149.1) bus controller
  • Fast throughput of up to 25 Mbits/sec
  • 100 MHz system clock and up to 25 MHz programmable TCK rate
  • Adaptive Clocking™ Technology
  • 32 general purpose fully programmable parallel I/O channels
  • Multi-page cache memory behind TDI/TDO
  • Performs non-compliant test access port (TAP) operations
  • Meets addressable scan port (ASP) requirements
  • Supports industry standard vector formats SVF, JAM/STAPL, and IEEE 1532.

32 fully programmable parallel I/O channels

ScanMaster PXI has 32 fully programmable parallel I/O channels. These channels are used under program control to disable conflicting devices on the DUT, and toggle control circuitry of programmable parts such as Flash memories. The logic levels on these channels can be set to 3.3V or 5V.

Multi-page cache memory behind TDI/TDO

In programming and test applications large sets of data flow through TDI and TDO. Cache memory allocated to TDI and TDO allows smooth flow of data to and from the target and prevents frequent interruptions. Multi-page memory enables short read/write cycles between cache memory and PXI bus controller, thus enabling JPXI™ to spend minimal time performing memory related operations.

Analog Channels

ScanMaster PXI’s unique analog channels can safeguard the target by continuously monitoring user specified parameters of the target to prevent possible damage during testing and/or device programming:

  • Pre-power up ‘shorts’ testing on power and ground lines
  • Monitoring board current draw
  • General purpose analog measurement
  • Analog measurements to detect manufacturing faults

ScanMaster PXI operating environments

ScanNavigator RTE features a comprehensive graphical user environment for ScanMaster PXI setup and runtime control. Through the ScanNavigator RTE, ScanMaster PXI executes boundary scan test and on-board programming routines and can easily be set up to perform conditional looping and branching operations - a critical feature for program debug and execution of diagnostic routines. ScanMaster PXI can also be controlled through DLL calls using test executives such as National Instruments' TestStand and Teradyne's TestStudio, or through direct API access with language-based programming.


More information


©® 2001 - 2004, Acculogic Inc. All Rights Reserved.